RISC-V is an instruction set architecture created in 2010. RISC-V (pronounced "risk-five") is an open instruction set architecture (ISA) based on established reduced instruction set computing (RISC) principles. In contrast to most ISAs, the RISC-V ISA can be freely used for any purpose, permitting anyone to design, manufacture and sell RISC-V chips and software. While not the first open ISA, it is significant because it is designed to be useful in modern computerized devices such as warehouse-scale cloud computers, high-end mobile phones and the smallest embedded systems. Read more on Wikipedia...

10Years Old 20Users ?Jobs

Last updated June 22nd, 2020

Edit RISC-V on GitHub